Abstract-The constructions of optical queues is one of the most critically sought after optical technologies in all-optical packet-switched networks, and constructing optical queues directly via optical Switches and fiber Delay Lines (SDL) has received a lot of attention recently in the literature. A practical and challenging issue in the constructions of optical queues is on the fault tolerant capability of such constructions. In this paper, we focus on the constructions of fault tolerant optical linear compressors and linear decompressors. The basic network element for our constructions is scaled optical memory cell, which is constructed by a 2×2 optical crossbar switch and a fiber delay line.
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We first obtain a fundamental result on the minimum construction complexity of a linear compressor by using fiber delay lines as the storage devices for the packets queued in the linear compressor. This result shows that one of our previous constructions of a linear compressor by a concatenation of scaled optical memory cells is an optimal construction in the sense of minimizing the construction complexity. However, such an optimal construction lacks the fault tolerant capability. To construct a linear compressor with fault tolerant capability, we give a multistage construction of a self-routing linear compressor by a concatenation of scaled optical memory cells, and show that if the delays, say d1, d2, . . . , dM , of the fibers in the scaled optical memory cells satisfy a certain condition (specifically, the condition in (A2) given in Section IV-A), then our multistage construction can be operated as a self-routing linear compressor with maximum delay 
I. INTRODUCTION
O NE of the key problems of optical packet switching is the lack of optical queues as optical packets cannot be easily stopped, stored, and forwarded, and it is well recognized that one of the most critically sought after technologies in alloptical packet switching is the constructions of optical queues for contention resolution among packets competing for the same resources in the optical domain. The only known way to "store" optical packets without converting them into other media is to direct them via a set of optical switches through a set of fiber delay lines so that the optical packets come out at the right place and at the right time. As such, it has been recognized that constructing optical queues directly via optical Switches and fiber Delay Lines (SDL) is one of the promising technologies for the design of optical queues, and the SDL constructions of optical queues have received a lot of attention recently in the literature (see e.g., [1] - [29] and the references therein).
Early SDL constructions for optical queues, including the "shared-memory optical packet switch" in [1] , the "staggering switch" in [2] , "quadro-star" in [3] , and "CORD (contention resolution by delay lines)" in [4] , focused more on the feasibility of such an approach through numerical simulations. Recently, theoretical advances in the SDL constructions have shown that there exist systematic methods for the constructions of various types of optical queues, including output-buffered switches in [5] - [9] and [13] , first-in first-out (FIFO) multiplexers in [5] and [10] - [15] , FIFO queues in [16] and [17] , last-in first-out (LIFO) queues in [17] , priority queues in [18] - [20] , and linear compressors, non-overtaking delay lines, and flexible delay lines in [21] and [22] . More recent results on the theoretical SDL constructions of optical queues can be found in [23] - [26] . For review articles on the SDL constructions of optical queues, we refer to [27] - [29] and the references therein.
A practical and challenging issue in the constructions of optical queues is on the fault tolerant capability of such constructions, which deals with the situation that some of the components of a network element may not function properly. Without taking the reliability aspect into consideration during the design process, even a single faulty component within a network element consisting of hundreds or thousands of components can lead to a total breakdown of the entire 0090-6778/09$25.00 c 2009 IEEE network element. As such, the constructions of fault tolerant network elements are extremely important and challenging from a practical point of view.
In this paper, we focus on the constructions of fault tolerant optical linear compressors and linear decompressors. As in most works in the SDL literature, we assume that packets are of the same size. Furthermore, time is slotted and synchronized so that every packet can be transmitted within a time slot. By so doing, packets can be "stored" in a fiber delay line with the propagation delay being an integer multiple of a time slot.
We will use scaled optical memory cells as basic network elements for the constructions of fault tolerant linear compressors and linear decompressors. A scaled optical memory cell that will be described in detail in Section II is constructed by a 2 × 2 optical crossbar switch and a fiber delay line. In Section II, we obtain a fundamental result on the minimum construction complexity of a linear compressor by using fiber delay lines as the storage devices for the packets queued in the linear compressor. This result shows that our previous construction of a linear compressor by a concatenation of scaled optical memory cells in [21] is an optimal construction in the sense of minimizing the construction complexity. However, such an optimal construction lacks the fault tolerant capability. To construct a linear compressor with fault tolerant capability, we first show a two-stage construction of a linear compressor in Section III. Such a two-stage construction is recursively expanded to give a multistage construction of a self-routing linear compressor by a concatenation of M scaled optical memory cells. We obtain a condition (specifically, the condition in (A1) given in Section III-B) on the delays d 1 [16] and [21] , we used optical memory cells as basic network elements for the constructions of various types of optical queues. An optical memory cell (see Figure 1 ) is constructed by a 2 × 2 optical crossbar switch and a fiber delay line with one time slot (unit) of delay. To write a packet to the optical memory cell, set the 2×2 crossbar switch to the "cross" state so that the packet at the input link can be directed to the fiber delay line with one time slot of delay. Once the write operation is completed, the crossbar switch is then set to the "bar" state so that the packet directed into the fiber delay line keeps recirculating through the fiber delay line. To read out the information from the optical memory cell, set the crossbar switch to the "cross" state so that the packet in the fiber delay line can be directed to the output link. A scaled SDL element is said to be with scaling factor m if the delay of every delay line is m times of that in the original (unscaled) SDL element. One of the most important properties of SDL elements is the time interleaving property for scaled SDL elements in [10] : a scaled SDL element with scaling factor m can be operated as the time interleaving of m (unscaled) SDL elements. For example, in Figure 2 , we show a scaled optical memory cell with scaling factor 2 as the length of the delay line in Figure 2 is twice of that in the original (unscaled) optical memory cell in Figure 1 . To operate a scaled optical memory cell with scaling factor 2 as the time interleaving of two (unscaled) optical memory cells, one first partitions time into odd and even numbered time slots. For the odd numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for one memory cell. Similarly, for the even numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for another memory cell. Intuitively, a scaled optical memory cell with scaling factor m is capable of storing m packets. However, the packets stored in a scaled optical memory cell cannot be accessed in an arbitrary manner as that of a random access memory (RAM); instead, they can only be accessed "one at a time" in a sequential manner. This is because only the packet at the head of the fiber delay line (that is connected to the upper input link of the 2×2 switch) in the scaled optical memory cell can be accessed during each time slot, while the other packets keep moving forward inside the fiber delay line and cannot be accessed until they appear at the head of the fiber delay line. Now we review the definition of a linear compressor and the construction of a linear compressor by a concatenation of scaled optical memory cells in [21] . 
and the following monotone and consecutive condition:
In particular, if d 1 = 0, then it is called a linear compressor with maximum delay d 2 .
As pointed out in [21] , the name, linear compressor, originates from its counterpart for space switches (see e.g., [30] and [31] ). The condition τ a (n) ≤ τ d (n − 1) means that the n th packet arrives before the (n − 1) th packet departs. If one defines a busy period of a linear compressor as the period of time that there are packets in the linear compressor, then the monotone and consecutive condition implies that the departures in a busy period are monotone and consecutive (see the sample path of a linear compressor in Figure 3 for an illustration). Note that the packet initiating a busy period can have an arbitrary delay (as long as its delay is not greater than the maximum delay of the linear compressor). It was shown in [21] that a linear compressor with maximum delay 2 M − 1 can be constructed by a concatenation of M scaled optical memory cells with scaling factors Figure 4 . Moreover, such a construction is a self-routing linear compressor. Specifically, let x = τ d (n) − τ a (n) be the delay of the n th packet, and let the M -
) be the binary representation of x (from the least significant bit to the most significant bit), i.e., x = We note that the two-stage construction of a linear compressor in [21] is analogous to the "2X version" of a two-stage interconnection network in [31] .
In the following theorem, we show a fundamental result on the minimum construction complexity of a linear compressor by using fiber delay lines as the storage devices for the packets queued in the linear compressor. 
or, equivalently,
In other words, the minimum construction complexity in terms of the number of fiber delay lines needed as the storage devices for the construction of a linear compressor with maximum delay d is log 2 (d + 1) .
, then a packet with delay equal to 1 cannot depart at its departure time as this packet must be stored in one of the fibers and the delay of every fiber delay line is greater than 1 in this case.
We prove this claim by contradiction.
Consider the sample path that a packet with delay j i=1 d i + 1 initiates a busy period at time t, and there is an arriving packet in every time slot t+1, t+2, . . .. From the monotone and consecutive condition of a linear compressor, we see that the delays for all of the packets after time t are also equal to 
we have reached a contradiction in this case and the claim is proved.
The proof is completed. We note that Theorem 2 immediately shows that the construction in Figure 4 is an optimal construction of a linear compressor among all of the constructions of a linear compressor by using M scaled optical memory cells (there are M fiber delay lines in the M scaled optical memory cells) as the construction in Figure 4 achieves the upper bound 2 M − 1 on the maximum delay d as prescribed in (3).
The problem with the optimal construction of a linear compressor in Figure 4 is its fault tolerant capability. If one of the scaled optical memory cells does not function properly, then the construction in Figure 4 no longer works. To increase the reliability of the construction via a concatenation of scaled optical memory cells, we assume that each scaled optical memory cell has a bypass circuit. The bypass circuit sets up a direct connection between its input link and its output link once a fault within a scaled optical memory cell is detected. Such a scaled optical memory cell will be called a fault/bypass scaled optical memory cell in this paper. Even with fault/bypass scaled optical memory cells, the construction in Figure 4 still does not work when one of the fault/bypass scaled optical memory cells detects a fault.
As we know that a linear compressor with maximum delay 2 M − 1 can be constructed by a concatenation of M scaled optical memory cells with scaling factors 1, 2, 2 2 , . . . , 2 M−1 as in Figure 4 . To construct a linear compressor that can tolerate a failure of a fault/bypass scaled optical memory cell, one may simply use two identical fault/bypass scaled optical memory cells at each stage of the construction as in Figure 5 . As such, one can build a linear compressor with maximum delay 2 M − 1 that can tolerate one faulty scaled optical memory cell by a concatenation of 2M scaled optical memory cells with scaling factors 1, 1, 2, 2, . . . , 2 M−1 , 2 M−1 by simply using the M functioning scaled optical memory cells with scaling factors 1, 2, . . . , 2 M−1 and bypassing the other M scaled optical memory cells. In fact, by Theorem 6 in Section IV-A, such a construction in Figure 5 can be operated as a linear compressor with maximum delay (2 M − 1) + (2 M−1 − 1) in the worst case that can tolerate one faulty scaled optical memory cell (the worst case occurs when the scaled optical memory cell with scaling factor 2 M−1 is broken). Similarly, one can build a linear compressor with maximum delay
that can tolerate up to F faulty scaled optical memory cells by a concatenation of (F + 1)M scaled optical memory cells.
In order to compare various constructions, we introduce the construction efficiency ρ for a construction of a linear compressor. Suppose that a linear compressor with maximum delay d is constructed by using M scaled optical memory cells. Then its construction efficiency ρ is defined to be the ratio of log 2 (d + 1) to the number of scaled optical memory cells M used in the construction, i.e.,
The construction efficiency in (6) is defined in such a way that the construction efficiency for an optimal construction with maximum delay 2 M −1 is equal to 1 and the construction efficiency for a non-optimal construction with maximum delay less than 2 M − 1 is less than 1. Note that for a linear compressor constructed by using M scaled optical memory cells that can tolerate F faulty scaled optical memory cells, we use the worst-case maximum delay d in (6) for the calculation of its construction efficiency. As such, the construction efficiency for the direct construction that uses F + 1 identical scaled optical memory cells at each stage is approximately 1/(F +1) if F << M, which is much lower than that for the optimal construction in Figure 4 . However, the optimal construction in Figure 4 cannot tolerate any failure of scaled optical memory cells. In contrast, the direct construction with a much lower construction efficiency can tolerate up to F failures of scaled optical memory cells.
Naturally, the next question we would like to ask is whether there are better constructions than the direct construction that can tolerate up to F failures of scaled optical memory cells and have construction efficiencies greater than 1/(F +1)? The answer to this question is affirmative and in Section IV we show an optimal construction of a linear compressor that can tolerate up to F faulty scaled optical memory cells and has a construction efficiency greater than 1/(F + 1). The results in Section IV are made possible by a general construction of a linear compressor given in Section III below.
III. A GENERAL CONSTRUCTION OF A LINEAR COMPRESSOR

A. A Two-stage Construction of a Linear Compressor
In Figure 6 , we consider a two-stage construction of a network element. The first stage is a linear compressor with maximum delay d 1 , and the second stage is a scaled linear compressor with maximum delay B and scaling factor d 2 .
As we have defined in Section II that a scaled SDL element with scaling factor m is an SDL element such that the delay of every delay line in the scaled SDL element is m times of that in the original (unscaled) SDL element, the second stage can be obtained by first constructing an (unscaled) linear compressor with maximum delay B and then increasing the delay of every delay line in the original (unscaled) linear compressor by a factor of d 2 . It should be noted that B is not the maximum delay of the scaled linear compressor with maximum delay B and scaling factor d 2 at the second stage in Figure 6 . Also note that we have mentioned in Section II that one of the most important properties of SDL elements is the time interleaving property for scaled SDL elements which says that a scaled SDL element with scaling factor m can be operated as the time interleaving of m (unscaled) SDL elements. As such, in the two-stage construction in Figure 6 , we will operate the scaled linear compressor with maximum delay B and scaling factor d 2 In
(R1) Let τ a (n) and τ d (n) be the arrival time and the departure time, respectively, of the n th packet for the network element in Figure 6 . Note that τ a (n) is also the arrival time of the n th packet for the linear compressor with maximum delay d 1 at the first stage, and τ d (n) is also the departure time of the n th packet for the scaled linear compressor with maximum delay B and scaling factor d 2 at the second stage. Let τ c (n) be the departure time of the n th packet for the linear compressor with maximum delay d 1 at the first stage, which is also the arrival time of the n th packet for the scaled linear compressor with maximum delay B and scaling factor d 2 at the second stage. If
, namely, τ c (n) is given in such a way that the delay of the n th packet at the first
mod d 2 and the delay of the n th packet at the second stage Figure 6 is a linear compressor with maximum delay Bd 2 +d 1 .
Proof. According to Definition 1 for a linear compressor, we need to show that under the operation rule in (R1) the twostage construction in Figure 6 can realize all of the τ a (n) and τ d (n) that satisfy the following conditions for all n:
It suffices to show that if τ a (n) and τ d (n) satisfy the conditions in (7) and (8) 
where n * is the last packet (in the busy period containing the n th packet) that departs before the n th packet from the same time interleaved linear compressor at the second stage. If this can be proved, then the set of all τ a (n), τ c (n), and τ d (n) such that τ a (n) and τ d (n) satisfy the conditions in (7) and (8) and τ c (n) is uniquely determined by τ a (n) and τ d (n) under the operation rule in (R1) for all n is a subset of the set of all τ a (n), τ c (n), and τ d (n) that satisfy the conditions in (9)-(13) for all n as there may exist other τ a (n), τ c (n), and τ d (n) that satisfy the conditions in (9)- (13) for all n. As all of the τ a (n) and τ c (n) that satisfy the conditions in (9) and (10) for all n can be realized by the linear compressor with maximum delay d 1 at the first stage, and all of the τ c (n) and τ d (n) that satisfy the conditions in (11)- (13) can be realized by the scaled linear compressor with maximum delay B and scaling factor d 2 at the second stage, it then follows that all of the τ a (n), τ c (n), and τ d (n) such that τ a (n) and τ d (n) satisfy the conditions in (7) and (8) and τ c (n) is uniquely determined by τ a (n) and τ d (n) under the operation rule in (R1) for all n can be realized by the two-stage construction in Figure 6 . In other words, all of the τ a (n) and τ d (n) that satisfy the conditions in (7) and (8) can be realized by the two-stage construction in Figure 6 under the operation rule in (R1).
In the following, we divide the proof into three parts.
(i) First, we show that (9), (11) , and (12) hold for all n. We consider the following two cases:
In this case, we see from (R1) that
which implies that
It follows from (15) , (7), and the assumption
≤ B − 1 in this case, we have from (14) that
(ii) To see that (10) holds, suppose that τ
Now we consider the following two cases:
Using (16), τ a (n) ≤ τ c (n − 1), and (17) yields
As τ a (n) > τ a (n − 1), we also have
It then follows from (R1) that
As a direct result of (18), (17), and (16), we then have
In this case, we have from (R1) that
Using (16) and
From (R1), it follows that
In conjunction with (19) and (16), we then have
(iii) To prove (13), we will show that
which is a stronger result than (13) as we have shown τ
} be the index of the packet that initiates the busy period containing the n th packet. From (8), it follows that for all n 0 < m ≤ n
Note that the d 2 time interleaved linear compressors at the second stage are connected to the output link of the linear compressor at the first stage periodically with period d 2 . If n − d 2 ≥ n 0 , then n * = n − d 2 is the last packet (in the busy period containing the n th packet) that departs before the n th packet from the same time interleaved linear compressor at the second stage. As such, it follows from (21) that
On the other hand, if n − d 2 < n 0 , then the n th packet arrives at an empty linear compressor at the second stage and there is no need to check (20) .
We remark that Theorem 3 is a generalization of one of our previous results on the constructions of linear compressors in [21] that holds only for d 2 
As shown in [21] , the condition d 2 = d 1 + 1 for the two-stage construction leads to the multistage construction of a linear compressor in Figure 4 . However, as we have seen in Section II that such a construction in Figure 4 does not have the fault tolerant capability. In contrast, we will show that the general condition d 2 ≤ d 1 +1 for the two-stage construction in Theorem 3 also leads to a multistage construction of a linear compressor in Section III-B, which in turn is the key to an optimal construction of a fault tolerant linear compressor in Section IV.
B. A Multistage Construction of a Linear Compressor by a Concatenation of Scaled Optical Memory Cells
As it has been shown in [21] that an optical memory cell can be used as a linear compressor with maximum delay 1, it follows that the network element in Figure 7 is a special case of that in Figure 6 with B = 1. As such, it can be operated as a linear compressor with maximum delay To specify the routing in such a construction, let x be the delay of the n th packet, i.e.,
For the delay x, we first compute an M -vector C(x) = (I 1 (x), I 2 (x), . . . , I M (x) ), where the entries I M (x), I M−1 (x), . . . , I 1 (x), in that order, are given recursively by
The 
for k = 1, 2, . . . , M − 1. It is known from [12] that the C-transform has the unique representation property for all
As such, if the condition in (A1) holds, then we have from (23) 
and (24) that
for all k = 1, 2, . . . , M − 1. In other words, the n th packet is routed to the fiber delay line of the k th scaled optical memory cell if I k (x) = 1. Figure 8 is a selfrouting linear compressor with maximum delay
Theorem 4 Suppose that the network element in Figure 8 is started from an empty system. If (A1) holds, then under the operation rule in (R2) the construction in
Proof. We first show by induction that the network element consisting of the first k stages in Figure 8 can
Suppose as the induction hypothesis that the network element consisting of the first k stages in Figure 8 is a linear compressor with maximum delay
Now we show that the construction in Figure 8 is a selfrouting linear compressor with the routing policy specified by (R2). Since the network element consisting of the first M − 1 stages in Figure 8 can be operated as a linear compressor with maximum delay Figure 8 is a concatenation of a linear compressor with maximum delay
where x is the delay of the n th packet. Repeating the same argument for M − 1 times yields
This completes the proof.
Example 5 If we choose
d k = 2 k−1 for k = 1, 2, . .
. , M, then we have a self-routing linear compressor with maximum delay 2
M − 1 as shown in Figure 4 . For this special case, the C-transform of x is simply the binary representation of x.
IV. AN OPTIMAL CONSTRUCTION OF A FAULT TOLERANT LINEAR COMPRESSOR
A. A General Construction of a Fault Tolerant Linear Compressor
K , the condition in (A1) is still satisfied even after up to F of the M scaled optical memory cells are broken. As such, the network element in Figure 8 can still be operated as a linear compressor with maximum delay , d M−F +2 , . . . , d M are broken) . We can easily calculate that the maximum delay in the worst case for such a direct construction is
As a result, for F = 0, we have d i = 2 i−1 for i = 1, 2, . . . , M, and the construction efficiency is equal to 1. For F ≥ 1, the construction efficiency approaches 1 F +1 as M tends to infinity, namely, the asymptotic construction efficiency is equal to 1 F +1 . Although the construction efficiency for such a straightforward construction is much smaller than 1 as F becomes large, such a direct construction guarantees that the network element in Figure 8 can still be operated as a linear compressor with maximum delay
In the following theorem, we show how one constructs a linear compressor via fault/bypass scaled optical memory cells that can tolerate up to F faulty scaled optical memory cells and has a construction efficiency greater than (27) and
From Theorem 4, the concatenation of the remaining M −F scaled optical memory cells can be operated as a self-routing linear compressor with maximum delay
Note that the inequalities in (28) hold with equality if and only
In other word, the worst case occurs when the F scaled optical memory cells with the F largest scaling
We note that the condition in (A2) reduces to the condition in (A1) when F = 0. As such, the construction of a linear compressor in Figure 8 We show that such a sequence of fiber delays satisfy the condition in (A2). Clearly, we have d k ≤ d k+1 for all k = 1, 2, . . . , M − 1. Now we argue by induction that
and hence (29) holds for k = F + 1. Suppose that (29) holds for some F + 1 ≤ k ≤ M − 2 as the induction hypothesis. Then we have 
B. An Optimal Construction of a Fault Tolerant Linear Compressor
In this section, we show that the construction by the generalized Fibonacci sequence of order F in Example 7 is an optimal construction that maximizes the construction efficiency among all of the constructions that can tolerate up to F faulty scaled optical memory cells by using M scaled optical memory cells.
Let d * k = 1 for k = 1, 2, . . . , F + 1, and let 1 for all k = 0, 1, . . . , j −1} . As the remaining scaled optical memory cells can be operated as a linear compressor with maximum delay d in the worst case, by following the same arguments as in the proof of Theorem 2, we haved 1 = 1, 
We are now in a position to show that
We will prove (33) by induction. We already have
holds for all i = 1, 2, . . . , k + F as the induction hypothesis. It then follows from (32), the induction hypothesis, and (30) that
Finally, for the special case thatd
The proof is completed.
The following corollary follows directly from Theorem 8 and Example 7. 
V. AN OPTIMAL CONSTRUCTION OF A FAULT TOLERANT LINEAR DECOMPRESSOR
The mirror image of an SDL element is an SDL element that reverses the direction of every link in the original SDL element. By so doing, the inputs (resp. outputs) of the original SDL element become the outputs (resp. inputs) of its mirror image. It is obvious that if a sample path can be realized by an SDL element, then its time reversed sample path can also be realized by the mirror image of the SDL element
The mirror image of a linear compressor is called a linear decompressor in [21] as defined below. Suppose a linear decompressor with maximum delay d is constructed by using M scaled optical memory cells. As for a linear compressor, its construction efficiency ρ is defined as ρ = log 2 (d + 1) M .
As a linear decompressor is the mirror image of a linear compressor, the construction in Figure 8 can be operated as a linear decompressor and the optimal construction efficiency is achieved by the generalized Fiboncacci sequence as stated in the following theorem and its corollary. 
for k = F + 1, F + 2, . . . , M − 1, then the construction in Figure 8 
VI. CONCLUSION
In this paper, we considered SDL constructions of fault tolerant linear compressors and linear decompressors. The basic network element for our constructions is scaled optical memory cell, which is constructed by a 2 × 2 optical crossbar switch and a fiber delay line. Such consideration of fault tolerant capability is extremely important and challenging from a practical point of view as otherwise the linear compressors and linear decompressors may fail to function properly even when a single scaled optical memory cell is broken.
We first obtained a fundamental result on the minimum construction complexity of a linear compressor by using fiber delay lines as the storage devices for the packets queued in the linear compressor. This result shows that one of our previous constructions of a linear compressor by a concatenation of scaled optical memory cells is an optimal construction in the sense of minimizing the construction complexity. However, such an optimal construction lacks the fault tolerant capability. To construct a linear compressor with fault tolerant capability, we provided a two-stage construction of a linear compressor. Such a two-stage construction was then recursively expanded to give a multistage construction of a self-routing linear compressor by a concatenation of scaled optical memory cells. We have shown that if the delays d 1 , d 2 , . . . , d M satisfy the condition in (A1), then our multistage construction can be operated as a self-routing linear compressor with maximum delay Finally, we note that a recent work on the constructions of fault tolerant optical 2-to-1 FIFO multiplexers by one of the authors can be found in [14] .
